Tag: Stratix

• Megh Computing demos advanced, scalable Video Analytics Solution portfolio at WWT’s Advanced Technology Center Megh Computing’s Video Analytics Solution (VAS) portfolio implements a flexible and scalable video analytics pipeline consisting of the following elements: Video Ingestion Video Transformation Object Detection and Inference Video Analytics Visualization   Because Megh’s VAS is scalable, it can handle real-time video streams from a few to more than 150 video cameras. Because it’s flexible, you can use the VAS...
  read more
• APS Networks launches three OpenBNG Broadband Network Gateways incorporating Intel® Xeon® D processors, Intel® Tofino™ Switch ASICs, and Intel® Stratix® 10 MX FPGAs Open BNG is an initiative within the Open Optical & Packet Transport (OOPT) Project Group’s Disaggregated Open Routers (DOR) sub-group, which is all part of the global Telecom Infra Project (TIP) that’s working to accelerate the development and deployment of open, disaggregated, and standards-based connectivity technology. TIP announced the initial release of the OpenBNG Technical Requirements document for large scale...
  read more
• IEEE FPGA Workshops and Tutorials featuring Intel speakers, May 9-13 The virtual 29th IEEE International Symposium On Field-Programmable Custom Computing Machines (FCCM) takes place online from May 9-12. Intel speakers will be presenting several workshops and tutorials at this conference including:   Intel FPGA Cloud Services and Remote Learning – Workshop – May 9 AI Optimized Intel® Stratix® 10 NX FPGA – Tutorial – May 12 Using Intel® oneAPI Toolkits...
  read more
• Can FPGAs outperform GPUs for some AI workloads? Answer: Yes For many AI workloads, it can be challenging to achieve the full compute capacity reported by GPU vendors. Even for highly parallel computation such as general matrix multiplication (GEMM), GPUs can only achieve high utilization at certain large matrix sizes. FPGAs offer a different approach to AI-optimized hardware. Unlike GPUs, FPGAs offer unique fine-grained spatial reconfigurability where the output of...
  read more
• Free Webinar: Using Intel® oneAPI™ to Achieve High-Performance Compute Acceleration with FPGAs Interested in learning how to use the Intel® oneAPI™ open, unified programming model to accelerate data-centric workloads using FPGAs? Then sign up for the free Webinar titled “Using Intel oneAPI to Achieve High-Performance Compute Acceleration with FPGAs.” It’s being presented on March 23 and March 25 by Intel and Bittware. The Webinar will zero in a real-world, 2D FFT workload...
  read more
• Biz Tech thought leader Dez Blanchfield’s recent podcast discusses infrastructure and application acceleration using FPGAs, SmartNICs, and Intel® eASIC™ structured ASICs with Intel’s Jim Dworkin Business and digital transformation strategy thought leader Dez Blanchfield regularly posts podcasts in a series titled “Conversations with Dez” about topics of interest to the technology industry. He recently interviewed Jim Dworkin, Senior Director of the Cloud Business Unit in the Programmable Solutions Group at Intel and the two have a wide-ranging discussion that touches on data center architecture and...
  read more
• Intel® Quartus® Prime Pro Edition Version 20.4 Software Now Ready for Download Intel® Quartus® Prime Pro Edition Version 20.4 Software is now available for download. In addition to functional and security updates, the new development software for Intel® FPGAs incorporates many new features including:   Partial reconfiguration and encrypted partial reconfiguration bitstream support Intel Stratix® 10 devices Enhanced handling of Intel FPGA designs with large inferred RAM requirements Platform Designer enhancements include:...
  read more
• FPGA-based reference design from Algo-Logic and Intel cuts high-speed financial trading latency by 3.8X Algo-Logic and Intel have developed a high-speed reference framework design that offloads the network stack required for high-speed financial trading to logic instantiated in an Intel® Stratix® 10 FPGA on the Intel® FPGA Programmable Acceleration Card (Intel® FPGA PAC) D5005 platform. The reference design includes: A fast PCIe interface (the Algo-Logic Fast Data Mover) A C/C++ to FPGA business logic...
  read more
• BittWare’s 520NX Accelerator Card harnesses AI-optimized power of the Intel® Stratix® 10 NX FPGA BittWare has just announced the 520NX AI Accelerator PCIe card based on the AI-optimized Intel® Stratix® 10 NX FPGA, which incorporates specialized AI Tensor blocks with a theoretical peak computational speed of 143 INT8 TOPS and 8 Gbytes of in-package, stacked high-bandwidth memory (HBM2). In addition to the Intel Stratix 10 NX FPGA’s internal resources, the 520NX AI Accelerator card’s...
  read more
• Gold Release of Intel® oneAPI Toolkits arrive in December: One Programming Model for a Heterogeneous World of CPUs, GPUs, and FPGAs This week at the Supercomputing 2020 (SC20) conference, Intel announced that the gold release of the Intel® oneAPI toolkits will become available next month. The oneAPI industry initiative is creating a unified and simplified cross-architecture programming model that delivers uncompromised performance without proprietary lock-in, while allowing you to integrate legacy code. Intel oneAPI Toolkits allow you to create code for...
  read more