Register for Intel® oneAPI Programming Workshops and an FPGA-specific oneAPI Lunch & Learn session next week at SC’19 in Denver

Last June, Intel’s engineering leaders provided an update on Intel’s software project – “One API” – which delivers a unified programming model that allows you to optimize performance for a wide range of data-centric workloads across scalar, vector, matrix and spatial architectures deployed in CPU, GPU, AI, FPGA and other accelerators. (See “Intel’s ‘One API’ Project Delivers Unified Programming Model Across Diverse Architectures.”) The oneAPI project includes the Data Parallel C++ programming language and libraries that deliver parallel programming productivity and cross-architecture application performance while providing an alternative to single architecture programming approaches.

Next week at Supercomputing 2019 (SC’19) in Denver, you will have three opportunities to learn more about Intel’s oneAPI Project.

The first two opportunities are 3-hour workshops taking place on Tuesday and Wednesday, November 19 and 20. Both workshops start at 1:00 PM MDT and are being presented immediately adjacent to SC’19 at One Intel® Station the Ellie Caulkins Theater in the Denver Performing Arts complex at 1385 Curtis Street.

During these two workshops, you will:


  • See oneAPI project tools in action
  • Learn DPC++ programming
  • Experience Intel® DevCloud using CPUs, GPUs and FPGAs
  • Run code samples via immersive hands on training


Seats are quite limited at these workshops and you’ll want to bring your laptop for the hands-on activities. Register here.

Your third opportunity is an FPGA-specific event, also relating to the oneAPI project. Intel’s Mehrmah Haider will be conducting a Lunch & Learn about One API for Intel® FPGAs on Tuesday, November 19 at One Intel Station.

Note: The Intel® HPC Developer Conference is also taking place during SC’19 at the Ellie Caulkins Theater on November 17 and 18. If you’d like to join us for a robust training program connecting the HPC + AI community with Intel® architecture and software experts during Intel® HPC Developer Conference 2019, please register here.



Legal Notices and Disclaimers:

Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at

Results have been estimated or simulated using internal Intel analysis, architecture simulation and modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Intel does not control or audit third-party data. You should review this content, consult other sources, and confirm whether referenced data are accurate.

Cost reduction scenarios described are intended as examples of how a given Intel- based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.

Other names and brands may be claimed as the property of others.


Published on Categories Acceleration, AI/ML, oneAPITags , ,
Steven Leibson

About Steven Leibson

Be sure to add the Intel Logic and Power Group to your LinkedIn groups. Steve Leibson is a Senior Content Manager at Intel. He started his career as a system design engineer at HP in the early days of desktop computing, then switched to EDA at Cadnetix, and subsequently became a technical editor for EDN Magazine. He’s served as Editor in Chief of EDN Magazine and Microprocessor Report and was the founding editor of Wind River’s Embedded Developers Journal. He has extensive design and marketing experience in computing, microprocessors, microcontrollers, embedded systems design, design IP, EDA, and programmable logic.