James Reinders is writing a book about Data Parallel C++, used to program CPUs, GPUs, and FPGAs. Download the first four chapters for free, now

James Reinders is an independent consultant, prolific technical book author, and one-time Intel employee who has more than three decades worth of experience with parallel computing, HPC (high-performance computing), and AI (artificial intelligence). He’s currently writing a book about DPC++ (data parallel C++), which is based on the Khronos Group’s SYCL compiler. The book’s title is “Data Parallel C++: Mastering DPC++ for Programming of Heterogeneous Systems Using C++ and SYCL” and Reinders documents its progress in an article titled “Heterogeneous Computing Programming: oneAPI and Data Parallel C++” published this week on the InsideBigData.com Web site.

DPC++ allows software developers to create code using a “single-source” writing style that can then generate run-time code for heterogeneous processors including CPUs, GP-GPUS, FPGAs, and other hardware accelerators. Intel announced DPC++ as part of the oneAPI initiative at last month’s Supercomputing 2019 conference in Denver. (See “Intel announces open oneAPI initiative and development beta release with Data Parallel C++ language for programming CPUs, GPUs, FPGAs, and other accelerators.”)

Reinders’ DPC++ book project appears to be moving along well and you can now download the first four chapters of the book, for free. It’s scheduled to be completed by the middle of next year.

Click here to download the first four chapters of Reinders’ book.

 

Legal Notices and Disclaimers:

Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.

Results have been estimated or simulated using internal Intel analysis, architecture simulation and modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Intel does not control or audit third-party data. You should review this content, consult other sources, and confirm whether referenced data are accurate.

Cost reduction scenarios described are intended as examples of how a given Intel- based product, in the specified circumstances and configurations, may affect future costs and provide cost savings.

Circumstances will vary. Intel does not guarantee any costs or cost reduction.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.

Altera is a trademark of Intel Corporation or its subsidiaries.

Cyclone is a trademark of Intel Corporation or its subsidiaries.

Other names and brands may be claimed as the property of others.

 

Published on Categories Acceleration, AI/ML, DPC++Tags , ,
Steven Leibson

About Steven Leibson

Be sure to add the Intel Logic and Power Group to your LinkedIn groups. Steve Leibson is a Senior Content Manager at Intel. He started his career as a system design engineer at HP in the early days of desktop computing, then switched to EDA at Cadnetix, and subsequently became a technical editor for EDN Magazine. He’s served as Editor in Chief of EDN Magazine and Microprocessor Report and was the founding editor of Wind River’s Embedded Developers Journal. He has extensive design and marketing experience in computing, microprocessors, microcontrollers, embedded systems design, design IP, EDA, and programmable logic.