Win cash prizes in this year’s environmentally friendly, cloud connected InnovateFPGA design contest

InnovateFPGA contest sponsors – Terasic, Intel, Microsoft, Analog Devices, Arrow, Digi-Key, Mouser Electronics, and Macnica – invite ecologically minded teams to enter this year’s design contest to win cash prizes, medals, and fame. Competing teams will use the Terasic DE10-Nano FPGA Cloud Connectivity Kit with Analog Devices plug-in cards and IoT cloud connections provided by Microsoft Azure Cloud Services to create design solutions that help to reduce the environmental impact and the demands that we place on the Earth’s resources. All submitted projects must be based on and make complete use of the Intel® Cyclone® V SoC FPGA in the Cloud Connectivity Kit.

The Terasic DE10-Nano FPGA Cloud Connectivity Kit with an Analog Devices plug-in card and credits/limited-time access to Microsoft’s Azure Cloud Services will be provided at no cost to selected participating teams.

Contest teams will demo their designs at regional finals and at the Grand Finale, to be held in San Jose, California on June 23, 2022.

 

Click here for more information and to enter the InnovateFPGA contest. Technical proposals are due by September 30, 2021.

 

For full contest rules, click here.

 

Get details on the Terasic DE10-Nano FPGA Cloud Connectivity Kit by clicking here.

 

 

Notices & Disclaimers

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

Your costs and results may vary.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

 

 

Published on Categories Cloud, Cyclone, IIoTTags , ,
Steven Leibson

About Steven Leibson

Be sure to add the Intel Logic and Power Group to your LinkedIn groups. Steve Leibson is a Senior Content Manager at Intel. He started his career as a system design engineer at HP in the early days of desktop computing, then switched to EDA at Cadnetix, and subsequently became a technical editor for EDN Magazine. He’s served as Editor in Chief of EDN Magazine and Microprocessor Report and was the founding editor of Wind River’s Embedded Developers Journal. He has extensive design and marketing experience in computing, microprocessors, microcontrollers, embedded systems design, design IP, EDA, and programmable logic.