HPE’s Bill Mannel, VP & GM for HPC & AI, writes about accelerating server workloads with the Intel® FPGA PAC D5005 for InsideBigData.com

Earlier this month, Intel announced that Hewlett Packard Enterprise (HPE) was now shipping HPE ProLiant DL380 Gen10 servers with an optional Intel® FPGA Programmable Acceleration Card (PAC) D5005 for workloads that benefit from FPGA-based acceleration. (See “HPE now delivering ProLiant dL380 Gen10 Servers with optional Intel D5005 Programmable Accelerator Card based on Intel Stratix® 10 FPGAs.”) Last week, HPE’s Bill Mannel, VP & GM for High Performance Computing & Artificial Intelligence, published an article titled “Data Centers Get a Performance Boost From FPGAs” on InsideBigData.com that describes the advantages of FPGA-based acceleration for datacenter servers –  specifically for HPE ProLiant DL380 Gen10 servers.

Mannel writes:

“FPGAs have a 30-year history throughout the electronics industry but their use as server accelerators in data centers is relatively new. The hardware resources incorporated into FPGA hardware can be dynamically reprogrammed to exactly match the precise computational needs of a workload or algorithm and this close matching results in faster computational speed and lower power and energy consumption.“

He then describes a number of workloads available for the HPE ProLiant DL380 Gen10 servers with an optional Intel FPGA Programmable Acceleration Card (PAC) D5005 from vendors including rENIAC (Apache Cassandra NoSQL database acceleration), Myrtle FPGA-accelerated Deep Neural Networks (DNNs), Algo-Logic (FPGA-accelerated financial trading), and IBEX Technology (FPGA-accelerated video encoding, decoding, and transcoding).

Finally, Mannel describes the development process for migrating workloads to an FPGA accelerator:

“Intel accelerator cards open the HPE ProLiant DL380 Gen10 server’s adaptability to an even wider range of applications. Software developers develop their application code, targeting the HPE ProLiant DL380 Gen10 server’s Intel Xeon Scalable processor. They then migrate that code to the Intel FPGA PAC D5005 using the acceleration libraries and development tools within the Intel Acceleration Stack to achieve even higher performance.”

Click here to read the full article.

 

For more information about the HPE ProLiant DL380 Gen10 server, please contact HPE directly.

For more information about the accelerated workload applications in this story, please contact the application vendors directly.

 

Legal Notice and Disclaimers

Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.

Intel does not control or audit third-party data. You should review this content, consult other sources, and confirm whether referenced data are accurate.

Cost reduction scenarios described are intended as examples of how a given Intel- based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Intel, the Intel logo, Intel Xeon, Intel Arria, and Intel eASIC are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

Other names and brands may be claimed as the property of others.

Published on Categories Acceleration, AI/ML, Cloud, StratixTags , , ,
Steven Leibson

About Steven Leibson

Be sure to add the Intel Logic and Power Group to your LinkedIn groups. Steve Leibson is a Senior Content Manager at Intel. He started his career as a system design engineer at HP in the early days of desktop computing, then switched to EDA at Cadnetix, and subsequently became a technical editor for EDN Magazine. He’s served as Editor in Chief of EDN Magazine and Microprocessor Report and was the founding editor of Wind River’s Embedded Developers Journal. He has extensive design and marketing experience in computing, microprocessors, microcontrollers, embedded systems design, design IP, EDA, and programmable logic.