Handle one million IPSec SAs at 100 Gbps using Arrive Technologies’ IPSec core and the Intel® FPGA PAC N3000 card

Arrive Technologies’ FPGA-accelerated IP security (IPSec) IP core, optimized for the Intel® FPGA Programmable Acceleration Card (PAC) N3000, delivers wire-speed cryptographic processing (including AES-GCM (128/192/256), AES-CBC (128/192/256), SHA-1/2, and others) at Ethernet rates as fast as 100 Gbps while handling as many as one million Security Associations (SAs). With this sort of performance, Arrive’s IPSec solution based on the Intel FPGA PAC N3000 card allows vendors to meet 5G IPSec security requirements. Offloading the IPSec functions to the Intel FPGA PAC N3000 card allows the server’s host CPU to handle more network traffic with the same number of processor cores, boosting system performance while reducing overall system power consumption.

A new Intel Solution Brief titled “Accelerating IPSec with Arrive Technologies on the Intel® FPGA Programmable Acceleration Card N3000” describes the Arrive Technologies IPSec solution in more detail.

 

Legal Notices and Disclaimers:

Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.

Results have been estimated or simulated using internal Intel analysis, architecture simulation and modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Intel does not control or audit third-party data. You should review this content, consult other sources, and confirm whether referenced data are accurate.

Cost reduction scenarios described are intended as examples of how a given Intel- based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Intel, the Intel logo, Intel Xeon, Intel Core, Intel Arria, Intel Stratix, Intel Agilex, Intel Cyclone, Intel Hyperflex, and Intel Quartus are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

Other names and brands may be claimed as the property of others.

Published on Categories 5G, Acceleration, Cloud, PACTags , , ,
Steven Leibson

About Steven Leibson

Be sure to add the Intel Logic and Power Group to your LinkedIn groups. Steve Leibson is a Senior Content Manager at Intel. He started his career as a system design engineer at HP in the early days of desktop computing, then switched to EDA at Cadnetix, and subsequently became a technical editor for EDN Magazine. He’s served as Editor in Chief of EDN Magazine and Microprocessor Report and was the founding editor of Wind River’s Embedded Developers Journal. He has extensive design and marketing experience in computing, microprocessors, microcontrollers, embedded systems design, design IP, EDA, and programmable logic.