Free Webinar: Accelerate Cassandra NoSQL Database Performance using Intel® FPGA Programmable Acceleration Cards

rENIAC’s Distributed Data Engine accelerates Apache Cassandra NoSQL database performance by as much as an order of magnitude. It improves both throughput and latency for database transactions. Facebook originally developed the Apache Cassandra distributed NoSQL database to power its inbox search feature and released it to the open-source community more than a decade ago, where it has continued to flourish. The distributed Cassandra database application handles large amounts of data across many commodity servers while providing high availability. Cassandra’s distributed nature makes single-point failures impossible.

The rENIAC Data Engine employs the Intel® Programmable Acceleration Card (PAC) with Intel Arria® 10 GX FPGA installed in servers to improve database performance by breaking system bottlenecks and by employing background data compaction.

Now, you can attend a free Webinar that discusses these benefits, made possible by rENIAC’s software and FPGA-based acceleration. The Webinar is being held on October 29 at 9 AM Pacific Standard Time (PST). Click here to register.


Legal Notices and Disclaimers:

Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at

Results have been estimated or simulated using internal Intel analysis, architecture simulation and modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Intel does not control or audit third-party data. You should review this content, consult other sources, and confirm whether referenced data are accurate.

Cost reduction scenarios described are intended as examples of how a given Intel- based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Intel, the Intel logo, Intel Xeon, Intel Core, Intel Arria, Intel Stratix, Intel Agilex, Intel Cyclone, Intel Hyperflex, and Intel Quartus are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

Other names and brands may be claimed as the property of others.

Published on Categories Acceleration, Arria, Cloud, PACTags , , ,
Steven Leibson

About Steven Leibson

Be sure to add the Intel Logic and Power Group to your LinkedIn groups. Steve Leibson is a Senior Content Manager at Intel. He started his career as a system design engineer at HP in the early days of desktop computing, then switched to EDA at Cadnetix, and subsequently became a technical editor for EDN Magazine. He’s served as Editor in Chief of EDN Magazine and Microprocessor Report and was the founding editor of Wind River’s Embedded Developers Journal. He has extensive design and marketing experience in computing, microprocessors, microcontrollers, embedded systems design, design IP, EDA, and programmable logic.