FPGA Acceleration in the Datacenter: See and Hear High-Level Experts from Intel and FPGA Partners at The Next FPGA Platform Day-Long, Live Event – January 22 in San Jose

The technology Web site The Next Platform delivers regular, ongoing coverage of high-end enterprise computing, supercomputing, hyperscale data centers, and public clouds as well as frequently covering FPGAs and programmable logic as acceleration platforms for these applications. Now, The Next Platform is breaking through its usual online delivery of information via computer, tablet, and phone screens to create its first-ever, day-long, live event devoted exclusively to discussions of FPGAs, FPGA markets, and the current state of FPGA application acceleration in datacenter networking, in storage, and at the edge. Called The Next FPGA Platform, this event, gathers together many preeminent industry leaders to bring you up-to-the-minute information about and deep, expert insights into FPGAs and FPGA acceleration – information you won’t get elsewhere. It all takes place at The Glass House, located in downtown San Jose at 2 South Market Street (at the very heart of Silicon Valley) on January 22.

Intel is a Platinum sponsor for this event and high-level experts from Intel will appear several times during this FPGA-centric event, including:

 

  • A keynote titled “The Future of Reconfigurable Devices and Chip-level Heterogenous Integration” presented by Jose Alvarez, Senior Director at Intel in the Programmable Solutions Group‘s CTO Office. The keynote will be followed by a one-on-one interview with Alvarez with audience interaction.

 

  • A panel discussion on FPGA Market Insights and Futures, including Lakecia Gunter, Vice President and General Manager of Ecosystem Development & Operations at Intel in the Programmable Solutions Group.

 

  • A panel discussion on FPGA Hardware Innovations, including Patrick Dorsey, Vice President and General Manager of FPGA and Power Product Marketing at Intel in the Programmable Solutions Group.

 

  • A panel discussion on FPGA Software Innovations, including Hua Xue, Vice President and General Manager of Software Engineering at Intel in the Programmable Solutions Group.

 

  • A panel discussion on FPGAs as a Pervasive Presence in the Datacenter: A look at Storage/Network Opportunities, including Jim Dworkin, Senior Director of Business Development at Intel in the Data Platforms Group.

 

In addition, several members of the rapidly expanding Intel® FPGA Partner Program will be in attendance including Algo-Logic, Molex (a Silver event sponsor and panelist),  Gidel (a Gold event sponsor and presenter), HCL, InAccel (a Silver event sponsor and panelist), Megh Computing, Reniac, and Silicom. These partners are committed to helping you shorten your time to market for a wide variety of FPGA-accelerated applications including networking, NFV, and telecommunications; data analytics; AI; financial technology (Fintech); genomics; and media processing using products and services all based on Intel® FPGAs. In addition to presentations and panel participation, representatives from these partner companies will be available for one-on-one discussions during the event’s several networking breaks and during lunch.

The organizers promise that the event will be a PowerPoint-free zone to minimize the marketing messages and to maximize personal interaction. They promise to deliver an event that is “deeply technical and never dull.” Interviews with keynote speakers and panelists will be moderated by The Next Platform founders and editors and by select guest interviewers who will field audience questions and will ask pointed questions of their own.

Click here and here for more event details, or click here to purchase tickets for The Next FPGA Platform live event. Space is limited and you should know that two previous live events on related topics, The Next I/O Platform and The Next AI Platform, sold out.

 

 

Legal Notices and Disclaimers:

 

Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.

Results have been estimated or simulated using internal Intel analysis, architecture simulation and modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Intel does not control or audit third-party data. You should review this content, consult other sources, and confirm whether referenced data are accurate.

Cost reduction scenarios described are intended as examples of how a given Intel- based product, in the specified circumstances and configurations, may affect future costs and provide cost savings.

Circumstances will vary. Intel does not guarantee any costs or cost reduction.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.

Altera is a trademark of Intel Corporation or its subsidiaries.

Cyclone is a trademark of Intel Corporation or its subsidiaries.

Other names and brands may be claimed as the property of others.

 

Published on Categories Acceleration, PartnersTags ,
Steven Leibson

About Steven Leibson

Be sure to add the Intel Logic and Power Group to your LinkedIn groups. Steve Leibson is a Senior Content Manager at Intel. He started his career as a system design engineer at HP in the early days of desktop computing, then switched to EDA at Cadnetix, and subsequently became a technical editor for EDN Magazine. He’s served as Editor in Chief of EDN Magazine and Microprocessor Report and was the founding editor of Wind River’s Embedded Developers Journal. He has extensive design and marketing experience in computing, microprocessors, microcontrollers, embedded systems design, design IP, EDA, and programmable logic.