Accelerating Memory Bound AI Inference Workloads with Intel® Stratix® 10 MX Devices - Artificial intelligence (AI) systems are increasingly constrained by memory solutions that overly constrict available memory bandwidth. For example, Recurrent Neural Networks (RNNs) used in AI applications such as finance, genome mapping, and speech AI – including Automatic Speech Recognition (ASR), Natural Language Processing/Understanding (NLP/NLU) – have two common traits: They are memory intensive They require...
read more
Free, 8-Hour, Instructor-Led, Virtual Class on Intel® Quartus® Prime Software helps Xilinx Vivado Design Suite users cross the great divide - If you have been using Xilinx Vivado Design Suite software and need to start designing with Intel® FPGAs to take advantage of the unique features or software in the broad silicon and software portfolio that Intel offers, would you like some help to speed your journey? There’s a new 8-hour, instructor-led, virtual class for you...
read more
Hot Chips 2020 Conference (August 16-18) announces program including several Intel presentations covering server and mobile processors, FPGAs, quantum computing, and a Jim Keller keynote - Do you need to keep up with the latest developments in processor, chip architecture, semiconductor, and advanced computing technology? The annual Hot Chips conference has been the place to surf technology’s leading edge for the last 30 years – and this year is no exception. At this year’s Hot Chips conference, now scheduled for August...
read more
THE LATEST
Hardware Acceleration and Segment Routing over IPv6 (SRv6) help CoSPs Optimize and Simplify their Networks - Communications service providers (CoSPs) are seeking ways to differentiate themselves and to enhance their customers’ experiences in the fast-evolving telecommunication (telco) market—all while keeping costs under control. Exponential traffic growth and constant pressure to add more services and subscribers can tax legacy infrastructure, forcing CoSPs to constantly optimize and simplify their networks. Many CoSPs have...
read more
Can the new Intel® eASIC™ devices help you reach your 4G and 5G equipment design goals? - By Ronnie Vasishsta, VP and GM, Intel Corporation There is a lot of discussion in the industry today surrounding 5G telecommunications and networking. I even see television commercials about 5G popping up more and more. What's lost in all the excitement about 5G is that the 4G and 4G Advanced Pro standards are still...
read more
What’s Needed to Fully Realize the Promise of Heterogeneous Computing in Datacenters? - By Hua Xue, Vice President and General Manager, PSG Software Engineering, Intel Corporation The following guest blog is based on remarks by Hua Xue during a panel discussion on “FPGA Software Innovations” at the recent The Next FPGA Platform event, held last month in San Jose, California. Heterogeneous platforms are coming to the...
read more
How Heterogeneous Device Design and Manufacturing Leads to Success - By Patrick Dorsey, Vice President Product Marketing, FPGA and Power Products, Intel The following guest blog is based on remarks by Patrick Dorsey during a panel discussion on “FPGA Hardware Innovations” at the recent The Next FPGA Platform event, held in San Jose, California on January 22, 2020. One of the looming challenges...
read more
The Three Levels of Heterogeneity: Devices, Systems, and Software - By Jose Alvarez, Senior Director, Intel CTO Office, PSG The following blog is adapted from a keynote speech that Jose Alvarez presented as the recent The Next FPGA Platform event, held in San Jose, California. There are three levels of heterogeneous integration. It’s a simple taxonomy. First, there’s heterogeneous integration at the chip...
read more
The New Golden Age for Computer Architecture Demands FPGA Reconfigurability - By Jose Alvarez, Senior Director, Intel CTO Office, PSG The following blog is adapted from a keynote speech that Jose Alvarez presented as the recent The Next FPGA Platform event, held in San Jose, California. Professors John Hennessy and Dave Patterson gave a fantastic talk when they accepted their Turing Award from the...
read more
SUB2r customizable video camera gets its video pipeline programmability and configurability from an FPGA powered by four Intel® Enpirion® Power Systems on Chip (PowerSoC) modules - SUB2r, a self-funded startup makes a video camera for storytellers and gamers who want to create compelling video content. The company had a problem: visible current noise was marring the images coming from its eponymous video camera. The SUB2r camera is really a video computing platform with a configurable, customizable, upgradeable, programmable, open-architecture imaging pipeline...
read more
See the explosive intersection of Intel® FPGAs, Intel® CPUs, and ProAV digital video in action at ISE 2020 next month in Amsterdam - Now that ProAV has gone completely digital and must deal with high-quality, high bandwidth, low-latency, uncompressed and compressed video workloads, Intel’s corporate, data-centric mantra clearly applies: Move data faster, efficiently store and access data, and process everything You’ll be able to see this mantra in action in the Intel booth (#8-C210) at next month’s Integrated...
read more
1.75-hour training video posted by Argonne National Labs details Machine Learning and Deep Learning solutions including oneAPI and Intel® FPGAs - A new training video that was part of the Argonne National Laboratory’s Training Program on Extreme Scale Computing in late 2019 is now available for viewing on YouTube. Presented by Technical Solution Specialist James Moawad and System Architect for HPC and Analytics Greg Nash of Intel, the video dives into the various compute resources for...
read more
Need to program CPUs, GPUs, FPGAs, and other hardware accelerators in the datacenter? Got four minutes for a simplified OneAPI video explanation? - Perhaps you didn’t have time yesterday to watch the 30-minute video showing Intel VP Bill Savage discussing the oneAPI initiative, the beta release of the Intel® oneAPI Toolkits, and the associated Data Parallel C++ (DPC++) programming language, at last November’s Intel HPC Developer Conference. Maybe you don’t have time to watch a 30-minute video at...
read more