Intel Labs have been on the forefront of energy efficiency research for well over a decade. Our rich set of technologies, spanning circuit, architecture, and platform, is powering an exciting revolution.Beyond Intel Labs’ past breakthrough in intelligent clock gating, ultra low voltage, and low leakage circuits, we have been solving a growing dynamic variation problem. Variations caused by thermal fluctuations, voltage drooping, and transistor aging demand conservative circuit operating guardbands. Processors run slower and consume higher power as a result. Our researchers have invented resilient techniques and deployed novel monitoring and error-correcting circuits that allow the removal of all guardbands. We have implemented a complete processor using these resilient circuits and demonstrated it at 2009 Fall IDF. Our measurements on this functioning processor show a solid 37% power reduction. Our power architecture research aims at reducing the mismatch between power delivery and power demand of the platform. Peak high power requirement constrains design of battery and power adaptor (BRIC). It forces compromises to ensure they can supply up to certain wattage when needed but still often fall short of true peak demand such as turbo mode. Intel Labs’ researchers came up with a novel super capacitor augmented power architecture to address this problem. Super capacitor is a dense storage capacitor added to power delivery architecture to provide temporary power during short, peak demand cycles. It decouples CPU from battery/BRIC and allows CPU to achieve full turbo mode. It also provides much flexibility in battery design. While circuit techniques and power architecture provide interesting contributions to energy efficiency, we found compelling opportunities in platform level power optimization. For example, we explore the possibility of having a low-power network agent offload insignificant activities and provide more opportunities to put the main platform to “sleep”. We found that this innovation has the potential to save billions of dollar energy cost yearly. Our researchers further took a holistic approach in managing power across the platform. First, we focus on aligning and coordinating platform activities to create longer idle periods where we can aggressively reduce power. Second, we explore fine grain control over subsystems across the platform. This enables us to quickly and easily power down elements of the platform not in immediate use and not critical to the compute task at hand. Finally we make sure that software and hardware collaborate seamlessly in realizing fine-grain power saving potential. Our research show that we can get to 50X idle power reduction on Moorestown platform compared with a previous generation platform. In summary, our research enable running circuits at 37% less active power, reducing platform idle power by 50X, saving billions of dollars in energy cost and providing much more flexibility in future battery design and energy density innovation. It powers the energy efficiency revolution and plants the seeds for many more excitements to come.
Connect With Us
- Qingfeng Zhu on The Third Eye View
- Anil on The Third Eye View
- Olajfestmény on Intel and Stanford Researchers Reveal Peptide Chip Details to Categorize Diseases and Analyze Protein Interactions
- Tony Rivers on Intel and Stanford Researchers Reveal Peptide Chip Details to Categorize Diseases and Analyze Protein Interactions
- Neel on Our ISTC-VC will rock at SIGGRAPH 2012
Tags#IntelR&Dday 80-core @idf08 Big Data Cloud Computing Ct CTO energy efficient Future Lab Future Lab Radio IDF IDF2008 IDF 2010 Immersive Connected Experiences innovation Intel Intel Labs Intel Labs Europe Intel Research ISSCC Justin Rattner many core microprocessor mobility multi-core parallel computing parallel programming radio Rattner ray tracing research Research@Intel Research At Intel Day Robotics security silicon silicon photonics software development Stanford technology terascale virtual worlds Wi-Fi WiMAX wireless